'4 []

WE CLAIM:

1) A semiconducting device adapted to prevent and/or to thwart reverse engineering, comprising:

- (a) field oxide layer disposed on a semiconductor substrate;
- (b) a metal plug contact disposed within a contact region and above said field oxide layer; and
- (c) a metal connected to said metal plug contact.
- 2. The device as claimed in Claim 1, wherein said semiconducting device comprises integrated circuits.
- 3. The device as claimed in Claim 1, wherein said field oxide layer further comprises silicon oxide.
- 4. The device as claimed in Claim 2, wherein said integrated circuits further comprise complementary metal oxide-semiconductor integrated circuits and bipolar silicon-based integrated circuits.
- 5. A method for preventing and/or thwarting reverse engineering, comprising steps of:

narssout careta

(a) providing a field oxide layer disposed on a semiconductor substrate;

- (b) providing a metal plug contact disposed within a contact region and above said field oxide layer; and
- (c) connecting a metal to said metal plug contact.
- 6. The method as claimed in Claim 5, wherein said semiconducting device comprises integrated circuits.
- 7. The method as claimed in Claim 5, wherein said field oxide layer further comprises silicon oxide.
- 8. The method as claimed in Claim 6, wherein said integrated circuits further comprise complementary metal oxide-semiconductor integrated circuits.

A semiconducting device adapted to prevent and/or to thwart reverse engineering, comprising:

- (a) field oxide layer disposed on a semiconductor substrate;
- (b) a metal plug contact disposed outside a contact region and above said field oxide layer; and
- (c) a metal connected to said metal plug contact.
- 10. The device as claimed in Claim $9 \setminus$ wherein said semiconducting

device comprises integrated circuits.

- 11. The device as claimed in Claim 9, wherein said field oxide layer further comprises silicon oxide.
- 12. The device as claimed in Claim 10, wherein said integrated circuits further comprise complementary metal oxide-semiconductor integrated circuits and bipolar silicon-based integrated circuits.
- 13. A method for preventing and/or thwarting reverse engineering, comprising steps of:
 - (a) providing a field oxide layer disposed on a semiconductor substrate;
 - (b) providing a metal plug contact disposed outside a contact region and above said field oxide layer; and
 - (c) connecting a metal to said metal plug contact.
- 14. The method as claimed in Claim 13, wherein said semiconducting device comprises integrated circuits.
- 15. The method as claimed in Claim 13, wherein said field oxide layer further comprises silicon oxide.
- 16. The method as claimed in Claim 14, wherein said integrated

sub y

circuits further comprise complementary metal oxide-semiconductor integrated circuits.

add 1

add By